Xilinx Vivado

Vivado Design Suite

Xilinx Vivado Design Suite 2014.2 with Block Design panel (center) and project navigation tree (left)
Developer(s) Xilinx
Stable release
2016.3[1] / October 13, 2016 (2016-10-13)[2]
Written in Tcl
Operating system Microsoft Windows, Linux
Platform 64 bit
Available in English
Type EDA
License Proprietary
Website www.xilinx.com/products/design-tools/vivado.html

Vivado Design Suite is a software suite produced by Xilinx for synthesis and analysis of HDL designs, superseding Xilinx ISE with additional features for system on a chip development and high-level synthesis.[3][4][5] Vivado represents a ground-up rewrite and re-thinking of the entire design flow (compared to ISE), and has been described by reviewers as "well conceived, tightly integrated, blazing fast, scalable, maintainable, and intuitive".[6][7][8]

Unlike ISE which relied on ModelSim for simulation,[9][10] the Vivado System Edition includes an in-built logic simulator.[11] Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic.[4] Vivado has been described as a "state-of-the-art comprehensive EDA tool with all the latest bells and whistles in terms of data model, integration, algorithms, and performance".[12]

In 2013, Xilinx completed a 1000 person-year (US$200 million) development of its Vivado Design Suite, replacing the 15-year old ISE.[13]

Features

Vivado enables developers to synthesize (compile) their designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer. Vivado is a design environment for FPGA products from Xilinx, and is tightly-coupled to the architecture of such chips, and cannot be used with FPGA products from other vendors.

Vivado was introduced in April 2012, and is an integrated design environment (IDE) with a system-to-IC level tools built on a shared scalable data model and a common debug environment. Vivado includes electronic system level (ESL) design tools for synthesizing and verifying C-based algorithmic IP; standards based packaging of both algorithmic and RTL IP for reuse; standards based IP stitching and systems integration of all types of system building blocks; and the verification of blocks and systems.[14] A free version WebPACK Edition of Vivado provides designers with a limited version of the design environment.[15]

Components

The Vivado High-Level Synthesis compiler enables C, C++ and SystemC programs to be directly targeted into Xilinx devices without the need to manually create RTL.[16][17][18] Vivado HLS is widely reviewed to increase developer productivity, and is confirmed to support C++ classes, templates, functions and operator overloading.[19][17] Vivado 2014.1 introduced support for automatically converting OpenCL kernels to IP for Xilinx devices.[20][17] OpenCL kernels are programs that execute across various CPU, GPU and FPGA platforms.[17][20]

The Vivado Simulator is a component of the Vivado Design Suite. It is a compiled-language simulator that supports mixed-language, TCL scripts, encrypted IP and enhanced verification.

The Vivado IP Integrator allows engineers to quickly integrate and configure IP from the large Xilinx IP library. The Integrator is also tuned for MathWorks Simulink designs built with Xilinx’s System Generator and Vivado High-Level Synthesis.[21]

The Vivado TCL Store is a scripting system for developing addons to Vivado, and can be used to add to and modify Vivado’s capabilities.[20] TCL stands for Tool Command Language, and is the scripting language on which Vivado itself is based.[20] All of Vivado's underlying functions can be invoked and controlled via TCL scripts.[20]

Device Support

As of 2015, Xilinx recommends Vivado Design Suite for new designs with Ultrascale, Virtex-7, Kintex-7, Artix-7, and Zynq-7000.[22]

Vivado supports newer high capacity devices, and speeds the design of programmable logic and I/O.[23] Vivado provides faster integration and implementation for programmable systems into devices with 3D stacked silicon interconnect technology, ARM processing systems, analog mixed signal (AMS), and many semiconductor intellectual property (IP) cores.[24]

Vivado is targeted at Xilinx's larger FPGAs, and is slowly replacing Xilinx ISE as their mainline tool chain. As of 2014, Vivado covers Xilinx's mid-scale and large FPGAs, and ISE covered the mid-scale and smaller FPGAs and all CPLDs.

References

  1. ↑ Vivado 2016.3 Release, Xilinx
  2. ↑ Vivado 2016.3 Release Notes, Xilinx
  3. ↑ Morris, Kevi (2014-11-18). "FPGAs Cool Off the Datacenter, Xilinx Heats Up the Race". Electronic Engineering Journal.
  4. 1 2 "Xilinx and its Ecosystem Demonstrate All Programmable and Smarter Vision Solutions at ISE 2015". SAN JOSE. 2015-02-04.
  5. ↑ "Xilinx Vivado Design Suite Now Available in WebPACK Edition". SAN JOSE: Design & Reuse. 2012-12-19.
  6. ↑ Morris, Kevin (2014-02-25). "Xilinx vs. Altera, Calling the Action in the Greatest Semiconductor Rivalry". Electronic Engineering Journal.
  7. ↑ Vivado Design Suite, Xilinx Website
  8. ↑ Vivado Design Suite, First version released in 2012, Xilinx Downloads
  9. ↑ Circuit Design with VHDL, MIT Press, 2004
  10. ↑ Advances in Computer Science and Information Engineering, Springer Science & Business Media, 11-May-2012
  11. ↑ Vivado Features, Xilinx
  12. ↑ Morris, Kevin (2015-02-24). "Xilinx Throws Down, Unveils New 16nm UltraScale+ Families". Electronic Engineering Journal.
  13. ↑ Joselyn, Louise (2013-12-10). "The road to success is long and hard for eda start ups". New Electronics.
  14. ↑ EDN. "The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X." Jun 15, 2012. Retrieved Jun 25, 2013.
  15. ↑ Clive Maxfield, EE Times. "WebPACK edition of Xilinx Vivado Design Suite now available." Dec 20, 2012. Retrieved Jun 25, 2013.
  16. ↑ Xilinx Accelerates Productivity for Zynq-7000 All Programmable SoCs with the Vivado Design Suite 2014.3, SDK, and New UltraFast Embedded Design Methodology Guide, SAN JOSE, Oct. 8, 2014, Design & Reuse
  17. 1 2 3 4 "Vivado Design Suite 2014.1 Increases Productivity with Automation of UltraFast Design Methodology and OpenCL Hardware Acceleration". SAN JOSE: Market Watch. 2014-04-16.
  18. ↑ Maxfield, Max (2013-07-26). "Free High-Level Synthesis Guide for S/W Engineers". EE Times.
  19. ↑ Wilson, Richard (2014-05-27). "How to make slow software run quicker". Electronics Weekly.
  20. 1 2 3 4 5 Morris, Kevin (2014-05-06). "Viva Vivado!, Xilinx Tunes-Up Tools". Electronic Engineering Journal.
  21. ↑ Wilson, Richard (2013-09-11). "Xilinx, MathWorks and National Instruments work on high-level FPGA design". Electronics Weekly.
  22. ↑ ISE 14.7 Updates, Xilinx Downloads
  23. ↑ Brian Bailey, EE Times. "Second generation for FPGA software." Apr 25, 2012. Retrieved Jan 3, 2013.
  24. ↑ EDN. "The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X." Jun 15, 2012. Retrieved Jan 3, 2013.

See also

This article is issued from Wikipedia - version of the 11/8/2016. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.